



Tentative

TFT LCD Tentative Specification

MODEL NO.: V420H1 - L16

Customer:	
Approved by:	
Note:	

Approved By	TV Head Division
Approved By	LY Chen

Reviewed By	QA Dept.	Product Development Div.
	Kc_Ko	WT Lin

Prepared By	LCD TV Marketing and Product Management Di				
Frepareu by	Wang-Yang Li	Trina Lee			



Tentative

CONTENTS

REVISION HISTORY	 4
1. GENERAL DESCRIPTION	 5
1.1 OVERVIEW	 5
1.2 FEATURES	 5
1.3 APPLICATION	
1.4 GENERAL SPECIFICATIONS	
1.5 MECHANICAL SPECIFICATIONS	6
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	
2.2 PACKAGE STORAGE	8
2.3 ELECTRICAL ABSOLUTE RATINGS	8
2.3.1 TFT LCD MODULE	8
2.3.2 BACKLIGHT INVERTER UNIT	 8
3. ELECTRICAL CHARACTERISTICS	 9
3.1 TFT LCD MODULE	 9
3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION	 11
3.2.1 LAMP SPECIFICATION	 11
3.2.2 ELECTRICAL SPECIFICATION	11
3.2.3 INVERTER INTERFACE CHARACTERISTICS	 13
4. BLOCK DIAGRAM OF INTERFACE	 15
4.1 TFT LCD MODULE	 15
5. INPUT TERMINAL PIN ASSIGNMENT	 16
5.1 TFT LCD Module Input	 16
5.2 BACKLIGHT UNIT	 18
5.3 INVERTER UNIT	 18
5.4 BLOCK DIAGRAM OF INTERFACE	 18
5.5 LVDS INTERFACE	 22
5.6 COLOR DATA INPUT ASSIGNMENT	23
6. INTERFACE TIMING	 24
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	 24





11. MECHANICAL CHARACTERISTICS

Tentative
Model No.: V420H1-L16
Issue Date:Nov. 06.2008

6.2 POWER ON/OFF SEQUENCE	26
7. OPTICAL CHARACTERISTICS	27
7.1 TEST CONDITIONS	
7.2 OPTICAL SPECIFICATIONS	28
8. PRECAUTIONS	
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	31
8.2 SAFETY PRECAUTIONS	31
9. DEFINITION OF LABELS	
9.1 CMO MODULE LABEL	32
10. PACKAGING	
10.1 PACKAGING SPECIFICATIONS	33
10.2 PACKAGING METHOD	33





Tentative

REVISION HISTORY

Version [Date	Page(New)	Section	Description
Ver. 0.0		All	All	The tentative specification was first issued.
Version D		All	All	Description The tentative specification was first issued.



Tentative

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V420H1-L16 is a 42" TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit/color). The inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (500 nits)
- High contrast ratio (4000:1)
- Fast response time (Gray to gray average 6.5 ms)
- High color saturation (NTSC 92%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 60 Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- RoHS compliance

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	930.24(H) x 523.26 (V) (42.02" diagonal)	mm	(1)
Bezel Opening Area	937.24 (H) x 530.26 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.1615 (H) x 0.4845 (V)	mm	1
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 11%)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.





Tentative

1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	-	983.0	-	mm	
Module Size	Vertical (V)	-	576.0	-	mm	(1), (2)
	Depth (D)	-	50.8	-	mm	
Weight		-	(10400)	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to T-CON cover.






Tentative


2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Symbol Min.		lue	Lloit	Note
Item			Max.	Unit	
Storage Temperature	TST	-20	+60	°C	(1)
Operating Ambient Temperature	TOP	0	50	°C	(1), (2)
Shock (Non-Operating)	SNOP	-	50	G	(3), (5)
Vibration (Non-Operating)	VNOP	-	1.0	G	(4), (5)

- Note (1) Temperature and relative humidity range is shown in the figure below.
 - (a) 90 %RH Max. (Ta \leq 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.









Tentative

2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stroed in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Itom	Cumbal	Va	lue	Llait	Note	
Item	Symbol	Min.	Max.	Unit	Note	
Power Supply Voltage	VCC	-0.3	13.5	V	(1)	
Logic Input Voltage	VIN	-0.3	3.6	V	(1)	

2.3.2 BACKLIGHT INVERTER UNIT

14	0	Value		1.114	Note
Item	Symbol Min. Max.		Unit	Note	
Lamp Voltage	VW		3000	VRMS	
Power Supply Voltage	VBL	0	30	V	(1)
Control Signal Level	- 1	-0.3	7	V	(1), (3)

- Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.
- Note (2) No moisture condensation or freezing.
- Note (3) The control signals include On/Off Control and Internal PWM Control.



Tentative

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

Parameter			Symbol		Value	Unit	Note		
			Symbol	Min.	Тур.	Max.	Offic	Note	
Power Sup	ply Voltage		V _{CC}	10.8	12	13.2	V	(1)	
Power Sup	ply Ripple Vo	ltage	V _{RP}	-	-	350	mV		
Rush Current		I _{RUSH}	-	-	3.0	А	(2)		
		White Pattern	-	0.9	1.2		А	(3)	
Power Sup	ply Current	Vertical Stripe	-	0.8	-	(-)	Α		
		Black Pattern	-	0.5	\-	\(\rightarrow	Α		
LVDS	Common Inp	ut Voltage	V _{LVC}	1.125	1.25	1.375	V		
interface Terminating R		Resistor	R _T	-	100	-	ohm		
CMOS Input High Threshold Voltage		V _{IH}	2.7	-	3.3	V			
interface	Input Low Th	reshold Voltage	V _{IL}	0	-	0.7	V		

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:









Tentative

Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 \pm 2 °C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.







Tentative

3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION

3.2.1 LAMP SPECIFICATION

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

Darameter	Cymhol		Value	Lloit	Nata	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Lamp Input Voltage	VL	-	1212	-	VRMS	-
Lamp Current	IL	9.7	10.2	10.7	mARMS	(1)
Lamp Turn On Valtage	VS	-	-	(1865)	VRMS	Ta = 0 °C
Lamp Turn On Voltage	VS	-	-	(1510)	VRMS	Ta = 25 °C
Operating Frequency	FL	35	-	70	KHz	
Lamp Life Time	LBL	50,000	60,000	4	Hrs	(2)

3.2.2 ELECTRICAL SPECIFICATION

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

,						
Parameter	Symbol		Unit	Nata		
Farameter	Symbol	Min.	Тур.	Max.	Offic	Note
Power Consumption	P _{BL}	-	TBD	-	W	(5), IL = TBD mA
Power Supply Voltage	V_{BL}	22.8	24.0	25.2	VDC	
Power Supply Current	I _{BL}) -	TBD	-	Α	Non Dimming
Input Ripple Noise	-	-	1	912	mVP-P	VBL=22.8V
Oscillating Frequency	Fw	39.5	42.5	45.5	kHz	
Dimming Frequency	F _B	150	160	170	Hz	
Minimum Duty Ratio	D _{MIN}	10	20	-	%	(6)

- Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.
- Note (2) The lamp starting voltage V_s should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and itó harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point






Tentative

of lamp.) as the time in which it continues to operate under the condition at Ta = $25 \pm 2^{\circ}$ C and IL =9.7~ 10.7 mArms..

- Note (5) The measurement condition of Max. value is based on 42" backlight unit under input voltage 24V, average lamp current TBD mA and lighting 30 minutes later.
- Note (6) 10% minimum duty ratio is only valid for electrical operation.







Tentative

3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter		Symbol Test Condition		Value			Unit	Note	
				Min.	Тур.	Max.	Unit	Note	
On/Off Control Voltage	ON	W	_	2.0	_	5.0	٧		
On/On Control voltage	OFF	V _{BLON} -	_	0	_	0.8	V		
Internal PWM Control	MAX	V_{IPWM}	_	2.85	3.0	3.15	٧	Max. Duty Ratio	
Voltage	MIN	V IPWM		-	0		٧	Min. Duty Ratio	
Status Signal	HI	Status		3.0	3.3	3.6	٧	Normal	
Status Signal	LO	Status	_	0	_	0.8	V	Abnormal	
VBL Rising Time		Tr1	_	30	_	_	ms	See as below	
VBL Falling Time		Tf1		30	_	1	ms	See as below	
Control Signal Rising Tin	ne	Tr				100	ms		
Control Signal Falling Tir	me	Tf				100	ms		
PWM Signal Rising Time)	T_{PWMR}	-	1) –	50	us		
PWM Signal Falling Time		T_{PWMF}	70	1	_	50	us		
Input Impedance		R _{IN}		1	_	_	МΩ		
PWM Delay Time		T _{PWM}		100	_	_	ms		
BLON Delay Time		T _{on}	_	300	_	_	ms		
BLON Off Time		T _{on1}	_	300	_	_	ms		

Note (1) The dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:


Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL





Tentative








Tentative

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE







Tentative

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	(1)
5	N.C.	No Connection	
6	N.C.	No Connection	
7	SELLVDS	LVDS data format Selection	(2)
8	N.C.	No Connection	(1)
9	ODSEL	Overdrive Lookup Table Selection	(3)
10	N.C.	No Connection	(1)
11	EN_DCR	Enable Dynamic Backlight	(4)
12	ERX0-	2nd pixel Negative LVDS differential data input. Channel 0	
13	ERX0+	2nd pixel Positive LVDS differential data input. Channel 0	
14	ERX1-	2nd pixel Negative LVDS differential data input. Channel 1	
15	ERX1+	2nd pixel Positive LVDS differential data input. Channel 1	
16	ERX2-	2nd pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	2nd pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	2nd pixel Negative LVDS differential clock input.	
20	ECLK+	2nd pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	ERX3-	2nd pixel Negative LVDS differential data input. Channel 3	
23	ERX3+	2nd pixel Positive LVDS differential data input. Channel 3	
24	N.C.	No Connection	
25	N.C.	No Connection	
26	N.C.	No Connection	(1)
27	N.C.	No Connection	(1)
28	ORX0-	1st pixel Negative LVDS differential data input. Channel 0	(' /
29	ORX0+	1st pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	1st pixel Negative LVDS differential data input. Channel 1	
31	ORX1+	1st pixel Positive LVDS differential data input. Channel 1	
32	ORX2-	1st pixel Negative LVDS differential data input. Channel 2	
33	ORX2+	1st pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	OCLK-	1st pixel Negative LVDS differential clock input.	
36	OCLK+	1st pixel Positive LVDS differential clock input.	
37	GND	Ground	
38	ORX3-	1st pixel Negative LVDS differential data input. Channel 3	
39	ORX3+	1st pixel Positive LVDS differential data input. Channel 3	
40	N.C.	No Connection	
41	N.C.	No Connection	
42	N.C.	No Connection	(1)
43	N.C.	No Connection	(1)
44	GND	Ground	(1)
45	GND	Ground	
46	GND	Ground	
46	GND		
41	טווט	Ground	





Tentative

48	VCC	+12V power supply
49	VCC	+12V power supply
50	VCC	+12V power supply
51	VCC	+12V power supply
	•	·

Note (1) Reserved for internal use. Please leave it open.

Note (2) Low: VESA LVDS Format (default), High: JEIDA Format.

Note (3) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

ODSEL	Note
L	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (4) Low=Open or Connect to GND, High = Connect to +3.3V




Tentative

5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

Pin	Name	Description	Wire Color
1	HV	High Voltage	White
2	HV	High Voltage	Pink



5.3 INVERTER UNIT

CN1: S14B-PH-SM4-TB(D)(LF)(JST) or equivalent

Pin №	Symbol	Feature
1		
2		
3	VBL	+24V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	STATUS	Normal (3.3V)
		Abnormal(GND)
12	A_DIM	Amplitude Dimming Control
13	I_PWM	Internal PWM Control Signal
14	BLON	BL ON/OFF

CN2-CN7: SM02 -BDAS-3-TB(JST) or equivalent

Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage





Tentative

CN8: 528520870 (Molex) or equivalent

Pin No.	Symbol	Description
1		Board to Board
2		Board to Board
3		Board to Board
4	Control	Board to Board
5	Signal	Board to Board
6		Board to Board
7		Board to Board
8		Board to Board


Note (1) Floating of any control signal is not allowed.





Tentative

5.4 BLOCK DIAGRAM OF INTERFACE







Global LCD Panel Exchange Center

Issue Date:Nov. 06.2008 Model No.: V420H1-L16

Tentative

ER0~ER7: First pixel R data

EG0~EG7: First pixel G data

EB0~EB7: First pixel B data

OR0~OR7: Second pixel R data OG0~OG7: Second pixel G data

OB0~OB7: Second pixel B data

DE: Data enable signal DCLK: Data clock signal

Notes (1) The system must have the transmitter to drive the module.

Notes (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

Notes (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.





Tentative

5.5 LVDS INTERFACE

	SIG			NSMITTER 3LVDM83A	INTERFACE C	ONNECTOR	TH	RECEIVER HC63LVDF84A	TFT CONTROL INPUT		
	SELLVDS= L or OPEN	SELLVDS= H	PIN	INPUT	Host	TFT-LCD	PIN	OUTPUT	SELLVDS= L or OPEN	SELLVDS= H	
24 bit	B4 B5 DE R6 R7 G6 G7 B6 B7 RSVD 1 RSVD 2		51 52 54 55 56 3 4 6 7 11 12 14 15 19 20 22 23 24 30 50 2 8 10 10 10 10 10 10 10 10 10 10 10 10 10	TxIN0 TxIN1 TxIN2 TxIN3 TxIN4 TxIN6 TxIN7 TxIN8 TxIN9 TxIN12 TxIN13 TxIN14 TxIN15 TxIN18 TxIN19 TxIN20 TxIN21 TxIN20 TxIN21 TxIN22 TxIN26 TxIN27 TxIN5 TxIN10 TxIN11 TxIN16 TxIN17 TxIN23 TxIN24 TxIN25	TA OUT0+ TA OUT0- TA OUT1+ TA OUT1- TA OUT2+ TA OUT2- TA OUT3+ TA OUT3-	Rx 0+ Rx 0- Rx 1+ Rx 1- Rx 2+ Rx 2- Rx 3+ Rx 3-	27 29 30 32 33 35 37 38 39 43 45 46 47 51 53 54 55 1 6 7 34 42 49 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 50 2	Rx OUT0 Rx OUT1 Rx OUT2 Rx OUT3 Rx OUT4 Rx OUT6 Rx OUT7 Rx OUT8 Rx OUT9 Rx OUT12 Rx OUT13 Rx OUT14 Rx OUT15 Rx OUT15 Rx OUT19 Rx OUT20 Rx OUT21 Rx OUT22 Rx OUT22 Rx OUT22 Rx OUT24 Rx OUT16 Rx OUT17 Rx OUT16 Rx OUT17 Rx OUT17 Rx OUT17 Rx OUT13	R0 R1 R3 R4 R5 G1 G2 G3 G4 G5 B1 B2 B3 B4 B5 R6 R7 G6 R7 R6 NC NC NC	R2 R4 R5 R6 R7 C2 C3 C4 C5	
	DCLK		31	TxCLK IN	TxCLK OUT+ TxCLK OUT-	RxCLK IN+ RxCLK IN-	26	RxCLK OUT	DC	ELK	

R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK : Data clock signal

Notes: $(1)_RSVD_(reserved)$ pins on the transmitter shall be "H" or "L".

22





Tentative

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

	Data Signal																								
Color												Da						ı							
	Color	R7	R6	R5	Re	R3	R2	R1	R0	G7	G6	G5		reer	า G2	G1	G0	B7	В6	B5	Blu B4	Je B3	B2	B1	В0
	Black	0	0	0	R4 0	0	0	0	0	0	0	0	0	G3 0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Colors	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	o.	0	0	0	Ö	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	Ö	Ö	0	0	0	0	0	Ö	0	0	0	0	0	0	0
	Red (2)	Ö	0	0	0	0	0	1	0	0	Ö	0	0	0	0	0	0	ő	0	0	0	0	0	0	0
Gray	:	:	:	:	:	:	:		:	:	:	:				:	:	:	:	:	:	:	:	:	:
Scale	:	1	:		:						:	:		:	\i		:	:			:		:		:
Of	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Cravi	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Gray Scale	· :	:	:	:	:	:			·		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	: (:		•	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Green	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	: (:	:	: -	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
5.00	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Tentative

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
LVDS Receiver	Frequency	1/Tc	60	74.25	80	MHz	-	
Clock	Input cycle to cycle jitter	Trcl	-	-	200	ps	-	
LVDS Receiver	Setup Time	Tlvsu	600	-	-	ps	-	
Data	Hold Time	Tlvhd	600	-	- (ps	-	
	Everes Data	Fr5	47	50	53	Hz	(1)	
\/oution!	Frame Rate	Fr6	57	60	63	Hz	(1)	
Vertical Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb	
Term	Display	Tvd	1080	1080	1080	Th	-	
	Blank	Tvb	35	45	55	Th	-	
I lavina ntal	Total	Total Th		1100	1150	Тс	Th=Thd+Thb	
Horizontal Active Display	Display	Thd	960	960	960	Тс	-	
Term	Blank	Thb	90	140	190	Тс	-	

Note (1) : (ODSEL) = (H) , (L). Please refer to 5.1 for detail information


Note (2): Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.





Tentative

INPUT SIGNAL TIMING DIAGRAM








Tentative

6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.






Tentative

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	оС		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	VCC	12	V		
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"				
Lamp Current	IL	TBD	mA		
Oscillating Frequency (Inverter)	FW	TBD	KHz		
Vertical Frame Rate	Fr	120	Hz		

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.







Tentative

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.


Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note							
Contrast Ratio		CR	θx=0°, θy =0°		(4000)	-	-	Note (2)							
Response Time		Gray to gray	Viewing angle at normal direction	-	(6.5)	-	ms	Note (3)							
Center	Noraml mode	LC	at normal difection	-	(500)	-	cd/m ²	Note (4)							
Luminance of White	ECO mode	LC		-	(450)	-	cd/m ²	Note (4), (7)							
White Variation		δW		-	-	(1.3)) -	Note (6)							
Cross Talk		СТ		-	-	(4)	%	Note (5)							
	Red	Rx		Тур.	(0.652)	Тур.	-								
	Red	Ry			(0.333)		-								
	Green	Gx			(0.270)		-								
		Gy			(0.617)		-								
Color Chromaticity	Blue	Ry (0.333) Gx (0.270) Typ. (0.617) -0.03 (0.149) Wx (0.063)	+0.03	-	-										
•	ыие	Ву			(0.063)	_	-								
	White	Wx			(0.280)										ms Note (3 cd/m² Note (4 cd/m² (7) - Note (6 % Note (5
	vvnite	Wy			(0.285)		-								
	Color Gamut	C.G	7	-	(92)	-	%	NTSC							
Viewing Angle	Harizantal	θх+		80	88	-									
	Horizontal	θх-	CD> 20	80	88	-	Doa	Note (1)							
viewing Angle		θΥ+	CR≥20	80	88	-	Deg.	Note (1)							
	Vertical	θΥ-		80	88	-									
Gamma				-	(2.2)	-	-	-							

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Eldim EZ-Contrast 160R



Tentative



Note (2) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = $\frac{\text{Surface Luminance with all white pixels}}{\text{Surface Luminance with all black pixels}}$

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:

Optical Response




The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023. Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892, 1023 to each other.

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 1023 at center point and 5 points $L_0 = L(5)$ where L(X) is corresponding to the luminance of the point X at

 $L_C = L$ (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).





Tentative


Note (5) Definition of Cross Talk (CT):


$$CT = | YB - YA | / YA \times 100 (\%)$$

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)






Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 1023 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$



Note (7) ECO mode:

ECO mode was selected by inverter pin: A_DIM.



Tentative

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- [1] Do not apply rough force such as bending or twisting to the module during assembly.
- [2] It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- [3] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- [4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] Do not plug in or pull out the I/F connector while the module is in operation.
- [6] Do not disassemble the module.
- [7] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- [8] Moisture can easily penetrate into LCD module and may cause the damage during operation.
- [9] When storing modules as spares for a long time, the following precaution is necessary.
 - [9.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
 - [9.2] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [10] When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module's end of life, it is not harmful in case of normal operation and storage.

LEOO(or CAPG or CANO)

RoHS





Global LCD Panel Exchange Center


Issue Date:Nov. 06.2008 Model No.: V420H1-L16

Tentative

9. DEFINITION OF LABELS


9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V420H1-L16

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product Product Line: 1 -> Line1, 2 -> Line 2, ...etc.





Tentative

10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

(1) 4 LCD TV modules / 1 Box

(2) Box dimensions: 1110(L)x317(W)x670(H)mm

(3) Weight: Approx. 53.17Kg(4 modules per carton)

10.2 PACKAGING METHOD

Figures 10-1 and 10-2 are the packing method





Figure.10-1 packing method



Tentative

Sea / Land Transportation (40ft Container)



Air Transportation




Figure.10-2 packing method


Pallet Label





Tentative


11. MECHANICAL CHARACTERISTICS







Tentative







Tentative

